

## 5. INPUT TERMINAL PIN ASSIGNMENT

5.1. Input Display Signal & Power (LVDS, Connector : FI-SEB-20P-HF10 or compatible Mating Connector : JAE FI-SE20M-HF)

PIN NO	SYMBOL	FUNCTION	POLARITY	REMARK
1	VDD	POWER SUPPLY +3.3V		
2	VDD	POWER SUPPLY +3.3V		
3	GND	GROUND		
4	GND	GROUND		
5	RxIN0-	LVDS Differential Data INPUT	Negative	R0~R5 G0
6	RxIN0+	LVDS Differential Data INPUT	Positive	
7	GND	GROUND		
8	RxIN1-	LVDS Differential Data INPUT	Negative	G1~G5 B0~B1
9	RxIN1+	LVDS Differential Data INPUT	Positive	
10	GND	GROUND		
11	RxIN2-	LVDS Differential Data INPUT	Negative	B2~B5,DE Hsync,Vsync
12	RxIN2+	LVDS Differential Data INPUT	Positive	
13	GND	GROUND		
14	RxCLKIN-	LVDS Differential Data INPUT	Negative	
15	RxCLKIN+	LVDS Differential Data INPUT	Positive	
16	GND	GROUND		
17	NC	No Connection		
18	NC	No Connection		
19	GND	GROUND		
20	GND	GROUND		

## 5.2 LVDS Interface : Transmitter SN75LVDS86 or Compatible

Pin No.	Name	RGB Signal	Pin No.	Name	RGB Signal
44	TxIN0	R0	12	TxIN11	G5
45	TxIN1	R1	13	TxIN12	B0
47	TxIN2	R2	15	TxIN13	B1
48	TxIN3	R3	16	TxIN14	B2
1	TxIN4	R4	18	TxIN15	B3
3	TxIN5	R5	19	TxIN16	B4
4	TxIN6	G0	20	TxIN17	B5
6	TxIN7	G1	22	TxIN18	Hsync
7	TxIN8	G2	23	TxIN19	Vsync
9	TxIN9	G3	25	TxIN20	DE
10	TxIN10	G4	26	TxCLK IN	Clock

### LVDS INTERFACE

