PRELIMINARY

NLT Technologies, Ltd.

TFT COLOR LCD MODULE

NL128102AC29-17

48cm (19.0 Type) SXGA LVDS interface (2port)

PRELIMINARY DATA SHEET

DOD-PP-1707 (5th edition)

This PRELIMINARY DATA SHEET is updated document from DOD-PP-1694(4)

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part of this document will be used, reproduced or copied without prior written consent of NLT.

NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.

Some electronic products would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three grades: "Standard", "Special", and "Specific".

Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard is required to contact an NLT sales representative in advance.

The **Standard:** Applications as any failure, malfunction or error of the products are free from any damage to death, human bodily injury or other property (Products Safety Issue) and not related the safety of the public (Social Issues), like general electric devices.

Examples: Office equipment, audio and visual equipment, communication equipment, test and measurement equipment, personal electronic equipment, home electronic appliances, car navigation system (with no vehicle control functions), seat entertainment monitor for vehicles and airplanes, fish finder (except marine radar integrated type), PDA, etc.

The **Special:** Applications as any failure, malfunction or error of the products might directly cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and required high level reliability by conventional wisdom.

Examples: Vehicle/train/ship control system, traffic signals system, traffic information control system, air traffic control system, surgery/operation equipment monitor, disaster/crime prevention system, etc.

The **Specific:** Applications as any failure, malfunction or error of the products might severe cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and developed, designed and manufactured in accordance with the standards or quality assurance program designated by the customer who requires extremely high level reliability and quality. Examples: Aerospace system (except seat entertainment monitor), nuclear control system, life support system, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

CONTENTS

INTRODUCTION	2
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	4
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	6
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 LCD panel signal processing board	
4.3.2 LED driver board	
4.3.3 LED driver board current wave	
4.3.4 Power supply voltage ripple	
4.3.5 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	11
4.4.1 LCD panel signal processing board	
4.4.2 LED driver board	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	13
4.5.1 LCD panel signal processing board	13
4.5.2 LED driver board	
4.5.3 Positions of plug and socket	
4.6 LUMINANCE CONTROL	
4.6.1 Luminance control methods	15
4.6.2 Detail of BRTP timing	16
4.7 SELECTION OF LVDS DATA INPUT MAP	17
4.7.1 Mode A	
4.7.2 Mode B	18
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.9 DISPLAY POSITION	
4.10 INPUT SIGNAL TIMINGS	
4.10.1 Timing characteristics	
4.10.2 Input signal timing chart	21
4.11 OPTICS	
4.11.1 Optical characteristics 4.11.2 Definition of contrast ratio	22
4.11.3 Definition of luminance uniformity	
4.11.4 Definition of response times	
4.11.5 Definition of viewing angles.	
5. ESTIMATED LUMINANCE LIFETIME	
6. RELIABILITY TESTS	
7. PRECAUTIONS	26
7.1 MEANING OF CAUTION SIGNS	26
7.2 CAUTIONS	26
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment.	
7.3.3 Characteristics	
7.3.4 Others	
8. OUTLINE DRAWINGS	
8.1 FRONT VIEW	
REVISION HISTORY	30

PRELIMINARY

NLT Technologies, Ltd.

NL128102AC29-17

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102AC29-17 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• Color monitor system

1.3 FEATURES

- Ultra-wide viewing angle (Super Fine TFT (SFT))
- Wide color gamut
- High luminance
- High contrast
- LVDS interface
- Selectable LVDS data input map
- LED backlight type
- LED driver circuit Built-in


2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm
Diagonal size of display	48cm (19.0 inches)
Drive system	a-Si TFT active matrix
Display color	16,777,216 colors
Pixel	1,280 (H) × 1,024 (V) pixels
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe
Dot pitch	$0.098 \text{ (H)} \times 0.294 \text{ (V)} \text{ mm}$
Pixel pitch	$0.294 \text{ (H)} \times 0.294 \text{ (V)} \text{ mm}$
Module size	396.0 (W) (typ.) × 324.0 (H) (typ.) × 18.0 (D) (typ.) mm
Weight	2,100 (typ.), 2,310 (max.) g
Contrast ratio	1000:1 (typ.)
Viewing angle	 At the contrast ratio ≥10:1 Horizontal: Right side 88° (typ.), Left side 88° (typ.) Vertical: Up side 88° (typ.), Down side 88° (typ.)
Designed viewing direction	• Viewing angle with optimum grayscale (γ≒ 2.2): Normal axis (perpendicular)
Polarizer surface	Antiglare
Polarizer pencil-hardness	2H (min.) [by JIS K5600]
Color gamut	At LCD panel center 72% (typ.) [against NTSC color space]
Response time	$Ton+Toff (10\% \longleftrightarrow 90\%)$ 25ms (typ.)
Luminance	At the maximum luminance control 800 cd/m² (typ.)
Signal system	LVDS 2port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]
Power supply voltage	LCD panel signal processing board: 5.0V LED Driver board: 12.0V
Backlight	LED backlight type built in LED Driver Circuit
Power consumption	At BL Duty Ratio=100%, Checkered flag pattern 45.0W (typ.) include LED driver board

5

5

3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), GNDB (LED driver ground) and FG (Frame ground) in the LCD module are as follow.

GND - FG	Connected
GND - GNDB	NOT connected
FG - GNDB	NOT connected

Note2: GND, GNDB and FG must be connected to customer equipment's ground, and it is recommended that these grounds be connected together in customer equipment.



NLT Technologies, Ltd.

NL128102AC29-17

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$396.0 \pm 0.5 \text{ (W)} \times 324.0 \pm 0.5 \text{ (H)} \times 18.0 \pm 0.5 \text{ (D) (typ.)}$	Note1 Note2	mm
Display area	376.32 (H) × 301.056 (V)	Note1	mm
Weight	2,100 (typ.), 2,310 (max.)		g

Note1: Excluding a bulge of the cover for the signal processing board and the LED driver board.

Note2: See "8. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter	Symbol	Rating	Unit	Remarks					
1 Ower suppry		LCD panel signal processing board		-0.3 to +6.5	V					
voltage	LED	driver	VDDB	-0.3 to +25.0	,					
	Display No		VD	-0.3 to +2.4						
Input voltage for	Function No		VF	-0.3 to +3.3	37	Ta = 25°C				
signals			BRTC	-0.3 to +6.3	V					
	Function signal	for LED driver	BRTI	-0.3 to +6.0						
	Tunction signal for EEB arriver		BRTP PWSEL	-0.3 to +5.5						
				-0.3 to +6.5						
S	Storage temperature		Tst	-30 to +80	°C	-				
Operating t	emperature	Front surface	TopF	-20 to +70	°C	Note3				
Operating t	emperature	Rear surface	TopR	-20 to +70	°C	Note4				
				≤ 95	%	Ta ≤ 40°C				
	Relative humidity		RH	≤ 85	%	$40^{\circ}\text{C} < \text{Ta} \le 50^{\circ}\text{C}$				
	Note5		KII	≤ 55	%	50°C < Ta ≤ 60°C				
								≤ 36	%	60°C < Ta ≤ 70°C
Absolute humidity Note5			АН	≤ 70 Note6	g/m ³	Ta > 70°C				
Operating altitude			-	≤ 5,100	m	-20°C≤ Ta ≤ 70°C				
	Storage altitude	_	-	≤ 13,600	m	-30°C≤ Ta ≤ 80°C				

Note1: Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

Note3: Measured at LCD panel surface (including self-heat)

Note4: Measured at LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at Ta= 70°C and RH= 36%

5

PRELIMINARY

NLT Technologies, Ltd.

NL128102AC29-17

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta=25^{\circ}C)$

Domamatan		Crambal	i	true	****	IInit	Pamadra
Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD	-	700 Note1	900 Note2	mA	at VDD = 5.0V
Permissible ripple voltage		VRP	-	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	-	-	+100	mV	at VCM = 1.2V
voltage	Low	VTL	-100	-	-	mV	Note3
Terminating resistance	_	RT	-	100	-	Ω	-
Input voltage for TxSEL	High	VFH	Ke	ep this pin op	en.	-	
signal	Low	VFL	-	-	0.9	V	TxSEL Note4
Input current for TxSEL signa	ıl	IFL	-400	-	400	μΑ	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance: $10k\Omega$)

5

4.3.2 LED driver board

 $(Ta=25^{\circ}C)$

5

5

Parameter			Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage			VDDB	10.8	12.0	13.2	V	-
Power	supply current		IDDB	-	3,460	4,020	mA	VDDB= 12.0V, At the maximum luminance control
	BRTI signal		VBI	0.1	-	1.0	V	
	DDTD signal	High	VBPH	2.3	-	3.3	V	
	BRTP signal	Low	VBPL	0	-	0.6	V	
Input voltage for signals	DDTC signal	High	VBCH	2.3	-	3.3	V	
	BRTC signal	Low	VBCL	0	-	0.6	V	
	DWCEL signal	High	VBSH	2.3	-	3.3	V	
	PWSEL signal	Low	VBSL	0	-	0.9	V	
	BRTI signal		IBI	-200	-	200	μΑ	-
	BRTP signal	High	IBPH	-	-	500	μΑ	
	DK11 Signal	Low	IBPL	-500	-	-	μΑ	
Input current for signals		High	IBCH	-	-	5,000	μΑ	
		Low	IBCL	-5,000	-	-	μΑ	
	PWSEL signal	High	IPSH	-	-	5,000	μΑ	
	I WOEL Signal	Low	IPSL	-5,000	-	-	μΑ	

4.3.3 LED driver board current wave

Rush peak current 4,000 mA

OmA

Duty

Luminance control frequency

Duty: At the maximum luminance control 100% to at the minimum luminance control 1%. Luminance control frequency: 255 Hz (typ.)

Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of BRTP timing".

Note2: The power supply lines (VDDB and GNDB) have large ripple voltage during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000μF) between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.

4.3.4 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.


Power supply	voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	5.0V	≤ 100	mVp-p
VDDB	12.0V	≤ 200	mVp-p

Note1: The permissible ripple voltage includes spike noise.


Note2: The load variation influence does not include.

Example of the power supply connection

a) Separate the power supply



b) Put in the filter




4.3.5 Fuse

Parameter	Fuse		Rating	Fusing	Remarks
rarameter	Туре	Supplier	Katilig	current	Kemarks
VDD	FCC32252AD	KAMAYA	2.5A	6.25A, 5 seconds	
VDD	ELECTRIC Co.,Ltd. 32V	ELECTRIC Co.,Ltd.	32V	maximum	
WDDD	CDUICO12LUV (A 125V	CONQUER	6.0A	18.0A,	Note1
VDDB	CRUCQ12LHK6A125V	ELECTRONICS Co.,Ltd.	63V	3 seconds maximum	

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 LCD panel signal processing board



- *1 In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5 V, a protection circuit may work, and then this product may not work.
- *2 These signals should be measured at the terminal of 100 Ω resistances.

Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged.


If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note2: VDD should be 4.5 V or more while VDD ON period.

Note3: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

Note4: Tf must be less than or equal to Tr in order to avoid any damage to the internal circuit.

4.4.2 LED driver board



Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

Note2: If tr is more than 100 ms, the backlight will be turned off by a protection circuit for LED driver board.

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open

Note4: tf must be less than or equal to tr in order to avoid any damage to the internal circuit.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks	
1	DA0-	011 : 114 0	N 1	
2	DA0+	Odd pixel data 0	Note1	
3	DA1-		N 1	
4	DA1+	Odd pixel data 1	Note1	
5	DA2-		N-4-1	
6	DA2+	Odd pixel data 2	Note1	
7	GND	Ground	Note2	
8	CKA-	Odd mivel electr	Note1	
9	CKA+	Odd pixel clock	Note1	
10	DA3-	Odd mivel date 2	Note1	
11	DA3+	Odd pixel data 3	Note1	
12	DB0-	Even nivel data 0	Note1	
13	DB0+	Even pixel data 0	Note 1	
14	GND	Ground	Note2	
15	DB1-	Even nivel data 1	Note1	
16	DB1+	Even pixel data 1	Note1	
17	GND	Ground	Note2	
18	DB2-	Even pixel data 2	Note1	
19	DB2+	Even pixel data 2	Note 1	
20	CKB-	Even pixel clock	Note1	
21	CKB+	Even pixel clock	Note1	
22	DB3-	Even pixel data 3	Note1	
23	DB3+	Even pixel data 3	Note1	
24	GND	Ground	Note2	
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4	
26	RSVD	-	Keep this pin Open.	
27	N.C.	-	Keep this pin Open.	
28				
29	VDD	Power supply	Note2	
30				
Note 1	· Triviat n	air wires with 100O (Characteristic impedar	and should be used between LCD nonel	

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance: $10k\Omega$)

Note4: See "4.7 SELECTION OF LVDS DATA INPUT MAP".

4.5.2 LED driver board

CN201 socket (LCD module side): DF3Z-10P-2H (2*) (HIROSE ELECTRIC Co,.Ltd.) Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co,.Ltd.)

Pin No.	Symbol	Function	Description
1	GNDB		
2	GNDB		
3	GNDB	LED driver board ground	Note1
4	GNDB		
5	GNDB		
6	VDDB		
7	VDDB		
8	VDDB	Power supply	Note1
9	VDDB		
10	VDDB		

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.

CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))


			3 \ //
Pin No.	Symbol	Function	Description
1	GNDB	LED driver board ground	Note1
2	GNDB	LED driver board ground	Note1
3	N.C.	-	Keep this pin Open.
4	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low Backlight OFF
5	BRTH	Luminance control terminal	
6	BRTI	Edifficace control terminal	Note2
7	BRTP	BRTP signal	
8	GNDB	LED driver board ground	Note1
9	PWSEL	Selection of luminance control signal method	Note2, Note3

Note1: All GNDB terminals should be used without any non-connected lines.

Note2: See "4.6 LUMINANCE CONTROL ".

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.

4.5.3 Positions of plug and socket



4.6 LUMINANCE CONTROL

4.6.1 Luminance control methods

		PWSEL	Ta=25°C) BRTP
Method	Adjustment and luminance ratio	terminal	terminal
	• Adjustment The variable resistor (R) for luminance control should be $10k\Omega \pm 5\%$, $1/10W$. Minimum point of the resistance is the minimum luminance and maximum point of the resistance is the maximum luminance.		
Variable resistor control Note1	The resistor (R) must be connected between BRTH-BRTI terminals. BRTH BRTI		
	• Luminance ratio Note3		
	Resistance Luminance ratio		
	1 kΩ Note4 10% (typ.) 10 kΩ 100% (Max. Luminance)	High or Open	Open
	Adjustment		
Voltage control	Voltage control method works, when BRTH terminal is 0V and VBI voltage is input between BRTI-BRTH terminals. This control method can carry out continuation adjustment of luminance. Luminance is the maximum when BRTI terminal is Open		
Note1	• Luminance ratio Note3		
	BRTI Voltage (VBI) Luminance ratio		
	0.1 V Note4 10% (typ.) 1.0 V 100% (Max. Luminance)		
Pulse width	• Adjustment Pulse width modulation (PWM) method works, when PWSEL terminal is Low and PWM signal (BRTP signal) is input into BRTP terminal. The luminance is controlled by duty ratio of BRTP signal.		
modulation		_	BRTP signal
	• Luminance ratio Note3	Low	DK11 Signai
modulation Note1 Note2	Luminance ratio Note3 Duty ratio Luminance ratio	Low	BK11 Signal
modulation Note1		Low	BKIT Signal

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board. Use PWM method, if interference noises appear on the display image!

Note2: The LED driver board will stop working, if the Low period of BRTP signal is more than 50ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The LED driver board will start to work when power is supplied again.

Note3: These data are the target values.

Note4: Do not set the variable resistor is less than $1k\Omega$ or BRTI voltage is less than 0.1V.Otherwise flickers may cause or the LED may be turned off.


Note5: See "4.6.2 Detail of BRTP timing".

5


4.6.2 Detail of BRTP timing

(1) Timing diagrams

• Outline chart



• Outline chart



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
PWM frequency	f_{PWM}	185	-	1k	Hz	Note1,2,3
PWM duty ratio	DR_{PWM}	1	-	100	%	Note4,5
PWM pulse width	tPWH	30	ı	1	μs	Note1,4,5

Note1: Definition of parameters is as follows.

$$f_{PWM} = \frac{1}{tPW}$$
 , $DL = \frac{tPWH}{tPW}$

Note2: A recommended f_{PWM} value is as follows.

$$f_{PWM} = \frac{2n-1}{4} \times fv$$

(n= integer, fv= frame frequency of LCD module)

Note3: Depending on the frequency used, a noise may appear on the screen, please conduct a thorough evaluation.

Note4: While the BRTC signal is high, do not set the tPWH (PWM pulse width) is less than 30µs. It may cause abnormal working of the backlight. In this case, turn the backlight off and then on again by BRTC signal.

Note5: Regardless of the PWM frequency, both PWM duty ratio and PWM pulse width must be always more than the minimum values.

4.7 SELECTION OF LVDS DATA INPUT MAP

4.7.1 Mode A

		_			ansmitter				
Input dat	a Note	1		THC63LVDM83D or equivale					CN1
	RA0	\rightarrow	51	TA0	53	R12	Note2	Pin	Symbol
	RA1	\rightarrow		TA1		R13 TA1-	\rightarrow	1	DA0-
	RA2	\rightarrow				R14 TA1+	\rightarrow	2	DA0+
	RA3	\rightarrow		TA3		R15			
_	RA4	\rightarrow		TA4		R16 TB1-	\rightarrow	3	
na	RA5	\rightarrow		TA5		R17 TB1+	\rightarrow	4	DA1+
S19.	GA0	\rightarrow		TA6		G12			D. 4.2
10	GA1	→		TB0		G13 TC1-	\rightarrow		DA2-
ottc	GA2	\rightarrow \rightarrow		4		G14 TC1+	\rightarrow	7	DA2+
103	GA3	\dashv		TB2 TB3		G15 G16 TCLK1-			GND CKA-
р	GA4 GA5	\rightarrow		TB4		G16 TCLK1- G17 TCLK1+	\rightarrow \rightarrow		CKA+
an	BA0	\rightarrow		TB5		B12		,	CKA
ıta	BA1	\rightarrow		TB6		B13 TD1-	\rightarrow	10	DA3-
ф	BA2	\rightarrow		TC0 1st		B14 TD1+		_	DA3+
[e]	BA3	\rightarrow	22			B15			5113
ķid	BA4	\rightarrow		4		B16			
Odd pixel data and control signal	BA5	\rightarrow	24			B17			
O Not	e3 RSVD	\rightarrow	27	TC4	7	RSVD			
Not	e3 RSVD	\rightarrow	28	TC5	8	RSVD			
	DE	\rightarrow	30	TC6		DE			
	RA6	\rightarrow		TD0		R10			
	RA7	\rightarrow	2			R11			
	GA6	\rightarrow		TD2		G10			
	GA7	\rightarrow		TD3		G11			
	BA6	\rightarrow		TD4		B10			
3.7	BA7	→		TD5		B11			
Not	e3 RSVD	\rightarrow	25	4	-	CI V			
	CLK	\rightarrow				CLK			
	RB0	\rightarrow		TA0		R22		10	DD0
	RB1	\rightarrow		TA1		R23 TA2-	\rightarrow		DB0-
	RB2	\rightarrow		TA2		R24 TA2+ R25	\rightarrow		DB0+
	RB3 RB4	\rightarrow \rightarrow		TA3 TA4		R26 TB2-	\rightarrow		GND DB1-
	RB5	\rightarrow	3	4		R27 TB2+	$\stackrel{'}{ ightarrow}$		DB1+
	GB0	\rightarrow		TA6		G22	ŕ		GND
	GB1	\rightarrow				G23 TC2-	\rightarrow		DB2-
	GB2	\rightarrow	7	4		G24 TC2+	\rightarrow	19	
	GB3	\rightarrow		TB2		G25			
ta	GB4	\rightarrow	12	TB3		G26 TCLK2-	\rightarrow	20	CKB-
da	GB5	\rightarrow		TB4		G27 TCLK2+	\rightarrow	21	CKB+
<u>e</u>	BB0	\rightarrow		TB5		B22			
pixel data	BB1	\rightarrow		TB6		B23 TD2-			DB3-
	BB2	\rightarrow		TC0 2nd		B24 TD2+	\rightarrow		DB3+
Even	BB3	\rightarrow		TC1	2	B25			GND
Ш	BB4	\rightarrow		TC2		B26			TxSEL
	BB5	→		TC3	6	B27			RSVD
	e3 RSVD	\rightarrow		TC4	<u> </u>				N.C.
	e3 RSVD e3 RSVD	\rightarrow \rightarrow		TC5 TC6	-	1			VDD VDD
INOT	RB6	\rightarrow		TD0		R20			VDD
	RB7	\rightarrow	2	4		R21		50	, DD
	GB6	\rightarrow		TD2		G20			
	GB0	\rightarrow		TD3		G21			
	BB6	\rightarrow		TD4		B20			
	BB7	\rightarrow		TD5		B21			
Not	e3 RSVD	\rightarrow		TD6	-	1			
1.00	CLK	\rightarrow		CLKIN	-	1			
		-							

4.7.2 Mode B

		Transı	mitter			_	
Input data Note1	Pin THC63LV	DM83D or equivalent	Pin	THC63LVD823 or equivalent			CN1
RA2 →	51 TA0		53	R12	Note2	Pin	Symbol
$RA3 \rightarrow$	52 TA1			R13 TA1-	\rightarrow		DA0-
$RA4 \rightarrow$	54 TA2			R14 TA1+	\rightarrow	2	DA0+
$RA5 \rightarrow$	55 TA3			R15			
$RA6 \rightarrow$	56 TA4			R16 TB1-	\rightarrow	3	DA1-
	3 TA5			R17 TB1+			DA1+
$GA2 \rightarrow$	4 TA6			G12	,		5111
$GA3 \rightarrow$	6 TB0			G13 TC1-	\rightarrow	5	DA2-
Θ	7 TB1			G14 TC1+			
$GA5 \rightarrow GA5$	11 TB2			G15	ĺ	7	GND
$\begin{array}{ccc} & & & & & & & \\ & & & & & & \\ \hline & & & &$	12 TB3			G16 TCLK1-	\rightarrow		
$g \longrightarrow GA7 \longrightarrow GA7$	14 TB4			G17 TCLK1+		9	CKA+
$\stackrel{\square}{\text{BA2}} \rightarrow$	15 TB5			B12	,		CICIT
$rac{\text{BA2}}{\text{BA3}} \rightarrow$	19 TB6			B13 TD1-	\rightarrow	10	DA3-
$\stackrel{\text{BA3}}{\rightarrow}$	20 TC0	1st		B14 TD1+	\rightarrow		DA3+
$ \begin{array}{c} \overline{9} \\ \overline{8A5} \end{array} $	22 TC1	151		B15		11	DAS
$\stackrel{\cdot}{\text{K}}$ $\stackrel{\cdot}{\text{BA6}} \rightarrow$	23 TC2			B16			
$\begin{array}{c cccc} & & & & & & & \\ \hline RA7 & & & & & \\ \hline GA2 & & & & \\ \hline GA3 & & & & \\ \hline GA4 & & & & \\ \hline GA5 & & & & \\ \hline GA5 & & & & \\ \hline GA6 & & & & \\ \hline GA7 & & & & \\ \hline BA2 & & & & \\ \hline BA3 & & & & \\ \hline BA4 & & & & \\ \hline BA5 & & & & \\ \hline BA6 & & & & \\ \hline BA7 & & & & \\ \hline BA7 & & & & \\ \hline CONOTES RSVD & & & \\ \hline \end{array}$	24 TC3			B17			
$ \begin{array}{ccc} & & & & & & \rightarrow \\ & & & & & & \rightarrow \\ & & & & & & \rightarrow \\ & & & & & & & \rightarrow \end{array} $ Note3 RSVD \rightarrow	24 TC3 27 TC4			RSVD			
Note3 RSVD \rightarrow Note3 RSVD \rightarrow	28 TC5			RSVD			
$DE \rightarrow$	30 TC6			DE			
	50 TD0			R10			
				R11			
$RA1 \rightarrow CA0$				G10			
$GA0 \rightarrow$	8 TD2						
$GA1 \rightarrow$	10 TD3			G11			
$BA0 \rightarrow$	16 TD4			B10			
$BA1 \rightarrow RSVD$	18 TD5			B11			
Note3 RSVD \rightarrow	25 TD6		-	OL V			
CLK →	31 CLKIN			CLK			
$RB2 \rightarrow$	51 TA0			R22			
RB3 \rightarrow	52 TA1			R23 TA2-	\rightarrow		DB0-
$RB4 \rightarrow$	54 TA2			R24 TA2+	\rightarrow		DB0+
RB5 \rightarrow	55 TA3			R25		14	GND
$RB6 \rightarrow$	56 TA4			R26 TB2-	\rightarrow		DB1-
RB7 →	3 TA5			R27 TB2+	\rightarrow	16	
GB2 \rightarrow	4 TA6			G22		17	GND
GB3 \rightarrow	6 TB0			G23 TC2-	\rightarrow		
GB4 \rightarrow	7 TB1			G24 TC2+	\rightarrow	19	DB2+
GB5 \rightarrow	11 TB2			G25			
$\stackrel{d}{B}$ GB6 \rightarrow	12 TB3			G26 TCLK2-	\rightarrow	20	CKB-
$GB7 \rightarrow$	14 TB4			G27 TCLK2+	\rightarrow	21	CKB+
$\begin{array}{ccc} \operatorname{gr} & \operatorname{GB6} & \rightarrow \\ \operatorname{GB7} & \rightarrow \\ \operatorname{BB2} & \rightarrow \\ \operatorname{BB3} & \rightarrow \\ \operatorname{BB4} & \rightarrow \\ \operatorname{BB5} & \rightarrow \\ \operatorname{BB6} & \rightarrow \\ \operatorname{BB7} & \rightarrow \\ \operatorname{B98} & \rightarrow \\ \operatorname{B99} & \rightarrow \\ \operatorname$	15 TB5			B22			
.≚ BB3 →	19 TB6			B23 TD2-	\rightarrow	22	
_ DD4 →	20 TC0	2nd		B24 TD2+	\rightarrow		DB3+
BB5 → BB6 →	22 TC1			B25			
	23 TC2			B26			TxSEL
$BB7 \rightarrow$	24 TC3		6	B27			RSVD
Note3 RSVD →	27 TC4						N.C.
Note3 RSVD →	28 TC5		-			28	VDD
Note3 RSVD →	30 TC6		-				VDD
$RB0 \rightarrow$	50 TD0		79	R20		30	VDD
RB1 →	2 TD1		80	R21			
$\overline{\mathrm{GB0}} \rightarrow$	8 TD2			G20			
GB1 →	10 TD3			G21			
$BB0 \rightarrow$	16 TD4			B20			
$\overline{\mathrm{BB1}} \rightarrow$	18 TD5			B21			
Note3 RSVD →	25 TD6		-				
$\overline{\text{CLK}} \rightarrow$	31 CLKIN		-				
					•		

NLT Technologies, Ltd.

NL128102AC29-17

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.8 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data	signa	1 (0: 1	Low l	evel,	1: Hiş	gh lev	vel)								
Displ	ay colors	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	GA7	GA6	GA5	GA4	GA3	GA2	GA1	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	GB7	GB6	GB5	GB4	GB3	GB2	GB1	GB0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
isic	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Bē	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
cale	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red gray scale	↑				:								:									:			
d gr	\downarrow				:								. :	:								:			
Re	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
le		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
sca	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
gray	1				:								:									:			
Green gray scale	\		0	0			^	0	0					:		^			0	0	^	:	0	0	^
Gre	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
		0	0	0	0	0		0	0	1	l	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0		0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e		0	0	0	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1
scal	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
gray scale	1																					:			
Blue g	↓	0	0	0			0	^	0	0	0	0		:	^	0	0	1	1	1	1	. 1	1	0	1
B	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	1	1	1	1	0	1
	DI.	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0	0	$0 \\ 0$	0	0	0	0	0	$0 \\ 0$	0	$0 \\ 0$	0	0	0	0	I 1	1	1	1 1	1	1	1	0 1
	Blue	U	0	0	U	0	U	U	U	U	U	U	U	0	0	U	U	1	I	1	1	I	1	1	1

4.9 DISPLAY POSITION

D ((1, 1)		D	(2, 1)				
RA	GA	BA	RB	GB	ВВ			
	<u> </u>	1						
	D(1, 1)	D(2	2, 1)	>	••	•	D(1280, 1)
	$\widetilde{D(1, 2)}$	2)		2, 2)		••	•	D(1280, 2)
	•			•		•		•
	•			•		•		•
	•			•		•		•
	•			•		•		•
	•			•		•		•
	•			•		•		•
I	D(1,102)	24)	D(2,	1024)		••	•	D(1280, 1024)

4.10 INPUT SIGNAL TIMINGS

4.10.1 Timing characteristics


	Parameter	ſ	Symbol	min.	typ.	max.	Unit	Remarks
	Free	luency	1/tc	49	54	59	MHz	18.52 ns (typ.)
CLK	Б	Duty					-	Note2
	Rise time	e, Fall time	-				ns	Note2
	CLK-DATA	Setup time	-				ns	
DATA	CLK-DATA	Hold time	-	-			ns	Note2
	Rise time	e, Fall time	-				ns	
	Horizontal	Cycl	th	12.3	15.63	20.59	μs	64.0 leHz (typ.)
		Cyci	tii	660	844	1,024	CLK	64.0 kHz (typ.) Note1, Note2
		Display period	thd	640			CLK	110101, 110102
	Vertical	Cycle	tv	13.1	16.6	20.0	ms	60.0 Hz (true)
DE	(One frame)	Сусіє	ιν	1,030	,030 1,066		Н	60.0 Hz (typ.) Note1
	(one name)	Display period	tvd		1,024		Н	140101
	CLK-DE	Setup time	-				ns	
	CLK-DE	Hold time	-		-		ns	Note2
	Rise time	e, Fall time	-	1			ns	

Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

4.10.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

4.11 OPTICS

4.11.1 Optical characteristics

(Note1, Note2) Measuring Condition Unit Remarks Parameter Symbol min. max. typ. instrument White at center BM5A Luminance L 600 800 cd/m² $\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$ or SR-3 White/Black at center BM5A Contrast ratio CR 750 1000 Note3 $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ or SR-3 Luminance White 1.1 1.25 BM-5A LU Note4 $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ uniformity Wx 0.250 0.300 0.350 x coordinate White y coordinate Wy 0.265 0.315 0.365 x coordinate Rx 0.590 0.640 0.690 Red Ry 0.280 0.330 0.380 y coordinate Chromaticity x coordinate Gx 0.250 0.300 0.350 SR-3 Note5 Green y coordinate Gy 0.570 0.620 0.670 0.100 0.150 0.200 x coordinate BxBlue 0.010 0.060 0.110 y coordinate By $\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$ Color gamut \mathbf{C} 72 % at center, against NTSC color space Black to white 25 Ton 14 ms BM-5A Note6 Response time -10000 Note7 White to black Toff 11 15 ms Right $\theta U = 0^{\circ}, \, \theta D = 0^{\circ}, \, CR \geq 10$ θR 70 88 BM-5A, 0 Left $\theta U = 0^{\circ}, \, \theta D = 0^{\circ}, \, CR \ge 10$ θL 70 88 Viewing EZ. Note8 angle 70 Up $\theta R = 0^{\circ}, \, \theta L = 0^{\circ}, \, CR \geq 10$ θU 88 Contrast

Note1: These are initial characteristics.

Down

Note2: Measurement conditions are as follows.

 $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$


Ta = 25°C, VDD = 5.0V, VDDB = 12.0V, At the maximum luminance control, Display mode: SXGA, Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

AD

70

88

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement methods are as follows.



Note3: See "4.11.2 Definition of contrast ratio".

Note4: See "4.11.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF = 35°C Note7: See "4.11.4 Definition of response times". Note8: See "4.11.5 Definition of viewing angles". 5


4.11.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

4.11.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




4.11.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.11.5 Definition of viewing angles





NLT Technologies, Ltd.

NL128102AC29-17

5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Condition	Estimated luminance lifetime (Life time expectancy) Note1, Note2, Note3	Unit
LED elementary substance	25°C (Ambient temperature of the product) Continuous operation, PWM: Duty 100%	70,000	h

Note1: Life time expectancy is mean time to half-luminance.

Note2: Estimated luminance lifetime is not the value for LCD module but the value for LED elementary substance.


Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product works under high temperature environment, the lifetime becomes short.

6. RELIABILITY TESTS

Test in	tem	Condition	Judgment Note1		
High temperature (Opera		 60 ± 2°C, RH = 90%, 240hours Display data is white. 			
Heat c (Opera		① -20 ± 3°C1hour 70 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white.	No display malfunctions		
Thermal (Non ope		 30 ± 3°C30minutes 80 ± 3°C30minutes 100cycles, 1hour/cycle Temperature transition time is within 5 minutes. 			
Vibrai (Non ope		 5 to 100Hz, 11.76m/s² 1 minute/cycle X, Y, Z directions 10 times each directions 	No display malfunctions No physical damages		
Mechanica (Non ope		 ① 294m/ s², 11ms ② X, Y, Z directions ③ 3 times each directions 	No physical damages		
ESD (Operation)		 150pF, 150Ω, ±15kV 9 places on a panel surface Note2 10 times each places at 1 sec interval 			
Low process	Non-operation	① 15 kPa ② -30°C±3°C24 hours ③ 80°C±3°C24 hours	No display malfunctions		
Low pressure	Operation	① 53.3 kPa ② -20°C±3°C24 hours ③ 70°C±3°C24 hours			

Note1: Display functions are checked under the same conditions as product inspection.

Note2: See the following figure for discharge points



7. PRECAUTIONS

7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!



This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

7.2 CAUTIONS




- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: Equal to or no greater than 294m/s² and equal to or no greater than 11ms, Pressure: Equal to or no greater than 19.6 N (\$\phi16mm jig))

7.3 ATTENTIONS



7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② When the product is put on the table temporarily, display surface must be placed downward.
- 3 When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- 4 The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws from surface of plate (product side) must be \leq 3.0 mm
- (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura. Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ±0.3 mm.



PRELIMINARY

NLT Technologies, Ltd.

NL128102AC29-17

- 6 Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- ② Do not push or pull the interface connectors while the product is working.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- ① Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
- 3 Do not operate in high magnetic field. If not, circuit boards may be broken.
- 4 This product is not designed as radiation hardened.

7.3.3 Characteristics


The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- 4 Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- (5) The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- 6 Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the LED driver board may appear on a display. Set up luminance control frequency of the LED driver board so that the interference noise does not appear.

7.3.4 Others

- ① All GND, VDD, GNDB and VDDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- 3 The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- 4 Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NLT for repairing and so on.

8. OUTLINE DRAWINGS




þ

Þ

扣

Note1: The values in parentheses are for reference. Note2: The torque for product mounting screws must never exceed 0.67N·m.

PRELIMINARY DATA SHEET DOD-PP-1707 (5th edition)



Note1: Connector keep-out area 55×44mm edge is located 4mm from Pin1 keep out area is shown in cross-hatch. Note2: The torque for product mounting screws must never exceed 0.67N·m.

Unit: mm

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

Edition	Document number	Prepared date	R	evision contents and sign	ature
1st edition	DOD-PP- 1453	July 9, 2012	Revision contents New issue Writer Approved by T. OGAWA	Checked by	Prepared by E. YOSHIMURA
2nd edition	DOD-PP- 1517	Nov. 16, 2012	- LI • Input voltage for signals Function signals Function signals Function signals Function signals Function signals - BRTI signal - Hight Low: - PWSEL signal - Hight Function signals Function signal -	rp.) mm \rightarrow 22.0 (D) (max.) (2H) (min.) \rightarrow 2H (min.) (2H) (min.) \rightarrow 3H (min.) (2H) (min.) \rightarrow 4.5 (min.) (3H) (min.) \rightarrow 4.7 (min.) \rightarrow 4.7 (min.) (3H) (min.) \rightarrow 4.7 (min.) \rightarrow 6.7 (min.) \rightarrow 7 (min	g board: TBD V \rightarrow -0.3 to +6.5 V to +25.0 V \rightarrow -0.3 to +2.4 V \rightarrow -0.3 to +3.3 V C: TBD V \rightarrow -0.3 to +6.0 V P: TBD V \rightarrow -0.3 to +5.5 V EL: TBD V \rightarrow -0.3 to +6.5 V min.), 5.5 (max.) V 0) (typ.), (900) (max.) mA V \rightarrow (0.3) (max.) V (min.), 13.2 (min.) V 00) (typ.), (3,700) (max.) mA 1.0 (max.) V 2.0) (min.), (5.0) (max.) V (min.), (0.8) (max.) V (min.), (0.6) (max.) V (min.), (0.6) (max.) V (min.), (0.6) (max.) V (2.1) (min.), (3.3) (max.) V

Edition	Document number	Prepared date	Revision contents and signature
2nd edition	DOD-PP-	Nov. 16,	Revision contents
	number	date	
			• 198.0 , 162.0 (addition) Writer
			Approved by Checked by Prepared by K. FUJIMOTO E. YOSHIMURA

Edition	Document number	Prepared date	Revision contents and signature
3rd edition	DOD-PP- 1554	Jan. 25, 2013	Revision contents P6 BLOCK DIAGRAM • LED driver board: DC/DC Converter, VDDB-PWSEL, VDDB-BRTC (addition) P10 Fuse • VDDB: CRUCQ12LVK4.0A125V, CRUCQ12LVK2.5A125V (elimination) P11 LCD panel signal processing board • VDD: 4.0V → 0 V P28 OUTLINE DRAWINGS - FRONT VIEW • 380.32(BEZEL OPENING AREA) (addition) • 305.06(BEZEL OPENING AREA) (addition) P29 REAR VIEW (Revised) • A Cross Section (addition) • 198.0 → (198.0) • 162.0 → (162.0) • 30.1+5 → 30.1±5 Writer
			Approved by Checked by Prepared by K. FUJIMOTO E. YOSHIMURA
4th edition	DOD-PP- 1694	June 21, 2013	Revision contents CORRECTION OF DESCRIPTIVE CONTENTS P5 General Specifications • Module size: 22.0 (D) (max.) mm \rightarrow 18.0 (D) (typ.) mm • Weight: TBD g (typ.) \rightarrow (2,100) (typ.), (2,310) (max.) g • Contrast ratio: (1000): I(typ.) \rightarrow 1000: I(typ.) • Luminance: (800 cd/m² (typ.) \rightarrow 800 cd/m² (typ.) P6 Block Diagram • TxSEL - VDD: (10kΩ) \rightarrow 10 kΩ • PESEL, BRTC - DC/DC Converter: (1k) $\Omega \rightarrow$ 1 kΩ P7 Detailed specifications - Mechanical specifications • Module size: TBD (D) (typ.) mm \rightarrow 18.0 ± 0.5 (D) (typ.) mm • Weight: TBD (typ.) \rightarrow (2,100) (typ.), (2,310) (max.) g P8 LCD panel signal processing board • Power supply current: (700), (900) (typ., max.) mA \rightarrow 700(typ.), 900 (max.) mA • Input voltage for TxSEL signal - Low: (0.3) (max.) V \rightarrow 0.9 (max.) V • Input current for TxSEL signal: TBD (typ., max.) μ A \rightarrow -10 (typ.), 10 (max.) μ A • Note4: (10kΩ) \rightarrow 10 kΩ P9 LED driver board • Power supply current: (3,300), (3,700) (typ., max.) \rightarrow (3,460), (4,020) • Input voltage for signals - VBPH: (2.0) (typ.), (5.0) (max.) V \rightarrow 2.0 (typ.), 5.0 (max.) V • VBCH: (1.8) (typ.), (5.0) (max.) V \rightarrow 2.0 (typ.), 5.0 (max.) V • VBCH: (1.8) (typ.), (5.0) (max.) V \rightarrow 2.5 (typ.), 3.3 (max.) V • VBSH: (2.1) (typ.), (3.3) (max.) V \rightarrow 2.5 (typ.), 3.3 (max.) V • VBSH: (2.1) (typ.), (3.3) (max.) V \rightarrow 2.5 (typ.), 3.3 (max.) V • VBSH: (2.1) (typ.), (3.3) (max.) V \rightarrow 2.5 (typ.), 3.3 (max.) V • VBSH: (0.9) (max.) V \rightarrow 0.9 (max.) V • Input current for signals: Specified P9 LED driver board current wave • Push peak current: (4,000) mA \rightarrow 4,000 mA P13 LCD panel signal processing board • Note3: (10kΩ) \rightarrow 10 kΩ P16 Detail of BRTP timing - Each parameter • PWM frequency: (185) (min.), (1,000) (max.) Hz \rightarrow 185 (min.), 1k (max.) Hz • PWM pulse width: (30) (min.) μs \rightarrow 30 (min.) μs P20 Timing characteristics

Edition	Document number	Prepared date	Revision contents and signature		
4th edition	DOD-PP- 1694	June 21, 2013	Revision contents P22 Optical characteristics • Luminance: (800) (typ.) → 800 (typ.) • Contrast ratio: TBD, (1000) (min., typ.) → (750), 1000 (min., typ.) • Chromaticity: Specified • Response time: Specified • Note6: TopF = (35)°C → TopF = 35°C P25 Reliability tests • Dust (elimination) P26 Handling of the product • ④ ≤ TBD mm → 3.0 mm P28 Outline Drawings • 22(MAX) mm → 18.0±0.5 mm Writer		
			Approved by Checked by Prepared by R. KAWASHIMA E. YOSHIMURA		
5th edition	DOD-PP- 1707	July 16, 2013	Revision contents P5 General Specifications • Weight: (2,100), (2,310) (typ., max.) g → 2,100, 2,310 (typ., max.) g • Power consumption (45.0)W (typ.) → 45.0W (typ.) P6 Block Diagram • TxSEL - VDD → TxSEL – DC/DC Converter P7 Mechanical Specifications • Weight: (2,100), (2,310) (typ., max.) g → 2,100, 2,310(typ., max.) g P8 LCD panel signal processing board • Input current for TxSEL signal: -10, 10 (min., max.) μA → 400, 400 (min., max.) μA P9 LED driver board • Power supply current: (3,460), (4,020) (typ., max.) mA → 3,460, 4,020 (typ., max.) mA • Input voltage for signals • VBI: 0 (min.) V → 0.1 (min.) V • VBPH: 20, 5.0 (min., max.) V → 2.3, 3.3 (min., max.) V • VBPH: 20, 5.0 (min., max.) V → 2.3, 3.3 (min., max.) V • VBCH: 20, 5.0 (min., max.) V → 2.3, 3.3 (min., max.) V • VBCH: 20, 5.0 (min., max.) V → 2.3, 3.3 (min., max.) V • VBCH: 20, 5.0 (min., max.) V → 2.3, 3.3 (min., max.) V • VBCH: 20, 5.0 (min., max.) V → 2.3 (min.) V P11 LCD panel signal processing board • Note4 (addition) P12 LED driver board • Note4 (addition) P15 Luminance control methods • Ta=25°C (addition) • Variable resistor control - Resistance: 0kΩ → 1kΩ • Luminance ratio: 0%(Min. Luminance) → 10% (typ.) • Voltage control - BRTI Voltage: 0V → 0.1V • Luminance ratio: 0%(Min. Luminance) → 10% (typ.) • Polse width modulation - Luminance ratio: 1%(Min. Luminance) • Note4 (addition) P22 Optical characteristics • Contrast ratio: (750) (min.) → 750 (min.)		

Edition	Document number	Prepared date	Revision contents and signature		
5th edition	DOD-PP- 1707	July 16, 2013	Revision contents		
			Signature of writer Approved by Authorites	Checked by	Prepared by E. Yoshimura
			R. KAWASHIMA		E. YOSHIMURA